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Abstract– The problem of resampling digital signals at an output sampling rate that is incommensurate with the input
sampling rate is the topic of this paper. This problem is often encountered in practice, as for example in the multiplexing
of video signals from different sources for the purpose of distribution. There are basically two approaches to resample
the signals. Both approaches are thoroughly described and practical circuits for hardware implementation are provided.
A comparison of the two circuits presented in the paper shows that one circuit requires a division to compute the new
sampling times. This time scaling operation adds complexity to the implementation with no performance advantage over
the other circuit, and makes the “division free” circuit the preferred one for resampling.
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1 Introduction
Today’s TV networks offer a variety of programs such
as news, sport, movies or TV shows. The broadcast-
ing of different video sources over the same network
is made possible by gathering the content from the
sources at a main distribution center called the head-
end. The programs may be delivered to the headend
over a cable feed or satellite link or may be played from
a magnetic tape or optical disk [1].
At the headend the incoming signals are received and
processed for transmissions over the distribution net-
work. The nature of the system calls for a sampling rate
conversion of the received signals. The reason is that
the incoming signals, normally Quadrature Amplitude
Modulation (QAM) signals, are received at different
sampling rates, and the processing which combines
the QAM signals for transmissions over the network
requires that all signals be at the same sampling rate.
The incoming QAM signals originate from different
transmitters, and thus have different data rates. The
pulse shaping filter in the receiver, which normally
has a square-root raised cosine frequency response, is
designed to run at an integer multiple of the rate at
which the data is received, i.e., the input data rate. The
sampling rate of the incoming signal, referred to in the
sequel as the input sampling rate, is then an integer
multiple of the input data rate. The received signals
must then be resampled at a common sampling rate,
i.e., the output sampling rate, so they can be combined
together, and transmitted over the distribution network.
The problem of sampling rate conversion is il-
lustrated in Figure 1, which shows N incom-
ing signals, denoted by x1[m1], x2[m2], . . . , xN [mN ],
and their respective input sampling clocks denoted
by clkin_1, clkin_2, . . . , clkin_N with the sampling rates
Fin_1, Fin_2, . . . , Fin_N . The sampling rate converter re-
samples the input signals at the sampling rate Fout. The
output signals y1[k], y2[k], . . . , yN [k] are then combined
to produce z[k], which is then passed to a digital to
analog converter (DAC) to produce z(t).
The block of interest in this paper is the sampling rate
converter. Resampling the QAM signals at an output
sampling rate that is incommensurate with the input
sampling rates is not straightforward. There are basi-
cally two approaches to this problem. One approach
takes the input sampling rate as a reference to control
the digital resampling. The other method uses the
output sampling rate as the reference. The thrust of
this paper is to describe and provide circuits for both
methods. It is shown that one method leads to less
circuit complexities with no performance loss.
The asynchronous resampling of digital signals is far
from being a new topic, however, to the best of the
authors’ knowledge, the subtle differences between the
two methods of resampling have not been reported in
the open literature. As sampling rate conversion is of
paramount importance in digital systems, it is believed
there is interest in presenting both methods in parallel,
highlight their differences, and provide practical cir-
cuits for hardware implementation.
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The paper is organized as follows. After briefly re-
viewing the theory of resampling in Section 2, the
operations of resampling in hardware is described in
Section 3. Circuits for both methods are provided in
Section 4. Verification of the circuit operations is the
object of Section 5. Conclusions are given in Section 6.
2 Principle of Resampling
Resampling consists of taking a sequence of samples,
x[m] ≡ x(mTin), at sampling rate, Fin = 1/Tin, and
generating a new sequence, y[k] ≡ y(kTout) by means of
interplation between the samples of x[m], as described
by the block diagram in Figure 2. Inside the resam-
pler shown in Figure 2 there is an interpolator whose
purpose is to interpolate between the input samples
to produce the output interpolants. By interpolants,
it is understood the samples y[k]. In this section, the
mathematical model for digital interpolation given in
[2], [3] is reviewed.
To resample at Fout = 1/Tout, the interpolants are
computed at times kTout = (mk + µk)Tin using I2− I1 +
1 input samples, x[mk− I1], x[mk− I1 + 1], . . . , x[mk− I2]
as follows:
y(kTout) =
I2
∑
i=I1
x[(mk − i)Tin)]hI [(i+ µk)Tin], (1)
where mk = int[kTout/Tin] is the basepoint index,
µk = kTout/Tin − mk is the fractional interval, hI(t) is
the interpolating function, and int[·] is the integer part
of a real number.
The simplest interpolator is the linear interpolator.
It only uses 2 samples (i.e., I1 = −1, I2 = 0) and the
interpolating equation (1) reduces to
y[k] = x[mk](1− µk) + x[mk + 1]µk, (2)
where Tin has been set to 1 with no loss of generality.
The computation of y[k] using (2) is illustrated in
Figure 3. Clearly, y[k] is the point on the line passing
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Figure 4: Hardware design of a linear interpolator.
through x[mk] and x[mk + 1] at a distance of µk from
x[mk].
Equation (2) is implemented in hardware with a 2-
tap filter as shown in Figure 4, where the blocks labeled
“reg” are registers holding the input samples used in
the interpolation.
3 Operations of Resampling
3.1 Resampling Operations in Hardware
The key operation of a resampler is the generation
of the basepoint index mk and fractional intervals µk.
This part presents the hardware circuitry required to
generate mk and µk. These circuits are the essential
blocks in asynchronous resampling rate converter.
Basically, two time base generators are needed to
compute the sampling times, kTout. One generator is
clocked by the input clock at frequency, Fin (units of
samples/second) and the other generator is clocked by
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the output clock at frequency, Fout. Let Tin = 1/Fin
and Tout = 1/Fout be their respective sampling periods
(units of second/sample). Figure 5 shows the circuit for
the time base generator clocked at Fout. This generator
is referred to as the output clock time base. The output
Yout is produced by incrementing the content of the
register, or accumulator, by Tˆout at every clock cycle,
Fout. In essence, Yout is the quantized value of time t
with step size, Tˆout, where Tˆout is a close estimate of
Tout. Yout is given by
Yout = Tˆout × int
[
t
Tout
]
=
Tˆout
Tout
t+ nout, (3)
where t is time, nout = −Tˆout × frac[t/Tout] is the
quantization noise, and frac[·] is the fractional part of
a real number.
The circuit for the input clock time base generator
is very similar and shown in Figure 6. It is clocked by
Fin, its output is denoted by Yin and its input by Tˆin,
where Tˆin is a close estimate of Tin. Similarly, Yin is the
quantized value of time t with step size Tˆin and is given
by
Yin =
Tˆin
Tin
(t− ∆Y) + nin, (4)
where ∆Y represents the timing offset between input
and output clocks and nin = −Tˆin × frac[(t− ∆Y)/Tin]
is the quantization noise.
3.2 Synchronizing the Time Bases
Since both Yin and Yout represent quantized values of
time t with different step sizes, they are synchronized
if and only if
Yout −Yin = nout − nin. (5)
This happens when the slope of the output clock time
base ramp, Yout, (see Figure 5) is equal to the slope of
the input clock time base ramp, Yin (see Figure 6). Both
register in
out
Y
T
inclk
inF
in
out
T
T

Figure 7: Input clock time base scaled by output rate.
slopes can be made equal by modifying the step size
of one of the time base generators by an appropriate
amount. The right amount is estimated by means of
a phase lock loop (PLL). In other words, the PLL can
either estimate Tˆin or Tˆout so that Tˆin/Tin = Tˆout/Tout
after the PLL has converged. The timing offset, ∆Y, is
removed in the process of finding the right step size.
There are two ways to establish synchronization.
Either Yout is taken as the reference to estimate Tˆin, or
Yin serves as the reference to estimate Tˆout. In this paper,
circuits are given for both methods in Section IV. The
sampling rate converter circuit which uses the output
ramp as the reference is referred to as a “resampler with
input clock time base”. The circuit which uses the input
ramp as the reference is referred to as a “resampler with
output clock time base”.
4 Circuit Description
4.1 Resampler with Input Clock Time Base
The output ramp, Yout is the reference to construct the
ramp, Yin which in this method is then used to compute
mk and µk. The PLL is set up as follows.
Output ramp Yout is normalized by fixing the input of
the accumulator (i.e., step size) in Figure 5 to Tˆout = 1.
This causes the output, Yout, to be scaled by 1/Tout.
Note that by normalizing the output the circuit no
longer needs Tˆout. As shown in Figure 7, in the process
of normalizing the output clock time base generator,
the output of the input clock time base generator gets
normalized by Tout. Its input, denoted by Tˆin/Tout, is
the estimate produced by the PLL to synchronize input
and output time bases.
A block diagram of the resampler with input clock
time base is shown in Figure 8. It has three inputs,
x[n], clkin and clkout and one output, y[k]. N copies of
this circuit are required to process N input signals, as
illustrated in Figure 1. In Figure 8 a clock at frequency
Fc = MFin is synthesized from clkin using a built-in
PLL in the FPGA. M must be chosen large enough so
Fc > Fout. The block labeled “Output clock time base” in
Figure 8 is the time base generator shown in Figure 5,
where the input has been set to 1 (normalization by
Tout). The block labeled “Input clock time base” is the
circuit in Figure 7 where the input clock is at frequency
Fc = MFin. Its input, denoted by step adjustment in
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Figure 8, is generated by the “Time base synchronizer”
block. This block is the PLL that is set up to estimate
Tˆin/Tout. A model for the PLL is shown in Figure 9,
where the phase comparator is simply the difference
between input and output ramps, Accumulator 1 is the
“Output clock time base” block in Figure 8, and Accu-
mulator 2 is an additional accumulator that is needed
to hold Tˆin/Tout. Accumulator 2 builds up during the
acquisition phase to settle to Tˆin/Tout. The PLL operates
as follows [4]. If the error is positive, then the step size
of Accumulator 1 is increased, which causes Yin/Tout
to become larger and the error smaller at the next pass
through the loop. In steady state, the two timebases are
synchronized. They are both quantized representations
of t/Tout, one with a step size of 1, and the other with
a step size of Tˆin/Tout.
The presence of different clocks inside the circuit
in Figure 8 calls for a special structure, which allows
samples to be written and read using different physical
clocks. The average writing and reading rates are the
same but the access to the samples inside the structure,
represented by the block labeled “Clock domain inter-
face” in Figure 8, occurs at different instants of time.
Such a structure is implemented with a circular buffer
and logic to control the access of the buffer. Two of
these blocks are needed, one to interface the clocking
of the input samples and the interpolator and the other
one to interface the output of the interpolator and the
clocking of the output samples.
The last block which remains to be described in
Figure 8 is the “Basepoint index and fractional interval
generator” block. This module uses the reconstructed
input ramp, Yin/Tout, to produce mk and µk. A new
pair of values for mk and µk is computed at a positive
clock edge of Fc every time the integer part of Yin/Tout
increases by 1. We say that Yin/Tout has crossed an
integer number and an integer cross-over was detected.
An output interpolant is generated by computing its
basepoint index mk and fractional interval µk as follows.
In the case of the linear interpolator, mk+ 1 is the index
of the last received sample and mk is the index of the
previous received sample, as shown in Figure 4. The
new interpolants are generated at positive edges of Fc.
Most of the time, especially if M is large, this clock edge
does not coincide with a positive clock edge of clkin.
The situation with M = 4 is depicted in Figure 11,
156 REV Journal on Electronics and Communications, Vol. 1, No. 3, July – September, 2011
Input enable, fractional 
interval, and ouput 
enable generator
Interpolator Clock domain interface
Clock domain 
interface
Output clock 
time base
generator
Input clock 
time base
generator
Time base 
synchronizer
(PLL)
PLL 
synthesizer
x M
[ ]x m [ ]y k
Adjusted step
m kμ
outF
inF
c outF MF=
out
in
Y
T
in
in
Y
T
referenceinclk
outclk
clk
k
Figure 10: Resampler with output clock time base.
Positive edges 
that have integer 
crossing
the fractional part of the input ramp, 
computed at  the positive edge of 
clk that has integer crossing
in in,clk F
out out,clk F
in,4clk F
t
t
t
4th1th 2nd 3rd
inkm T
inkTμ
in( 1)km T+
outkT
[ ]kx m
[ 1]kx m +[ ]y k
t
0
in
in out
Tslope
T T
=

t
in
out
Y
T
out
out
Y
T
1
in
out4
T
T

An 
integer 
crossing
out( 1)k T+
[ 1]y k +
1 ink Tμ +
Figure 11: Timing relation in input clock time base
resampling.
where the top graph shows the position of y[k] with
respect to the input samples and the bottom graph
shows all three clocks.
The computation for µk depends on which clock edge
of Fc the integer cross-over was detected. Since Fc is
M times faster than Fin, M clock cycles of Fc occur
between clock cycles of Fin. Suppose that between input
sampling times mkTin and (mk + 1)Tin, an integer cross-
over is detected at the lthk positive clock edge of Fc. Then
µk is given by
µk =
lk
M
− Tout
Tˆin
× frac
[
Yin
Tout
]
. (6)
In Figure 11, we show the case for M = 4, lk = 1,
lk+1 = 3.
There is a division in (6) which needs explanation,
as it is not required in the second circuit, and causes
additional complexity in the calculation of µk. The
fractional part, frac
[
Yin
Tout
]
, which is used to compute the
time that separates the new interpolant from the input
sample, is expressed as a fraction of the output clock
cycle. This time must be converted in units of fraction
of the input clock cycle to yield µk. This is achieved
in (6) by dividing frac[Yin/Tout] by Tˆin/Tout.
4.2 Resampling with Output Clock Time Base
In this method, Yin is used as the reference to con-
struct Yout, which is then used to compute mk and µk.
The circuit is shown in Figure 10. Similarly the clock,
clk, at frequency Fc = M× Fout is synthesized. Typically,
M will be small, even equal to 1 in which case no PLL-
synthesizer is needed, since the output sampling rate
is normally much higher than the input rates.In this
circuit, the step size of the “Input clock time base” block
is set to 1 and the step size of the output clock time
base is determined with the PLL. The main difference
is that a new interpolant is produced at every positive
edge of the resampling clock Fout. In this case, whenever
an integer cross-over in the reconstructed output ramp
is detected, a new input sample is loaded into the
interpolator. The fractional interval is simply given by
µk = frac
[
Yout
Tin
]
. (7)
In this case there is no division since the fractional
part is already expressed as a fraction of the input
clock cycle. Recall that in this method the step size
of the output clock time base generator is adjusted to
reproduce the ramp of the input clock, and therefore
its content is directly given in the input clock domain.
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The timing relation for the case Fc = 2Fout is depicted
in Figure 12.
As internal PLL synthesizers are readily available in
FPGA, any of the two methods can be applied inde-
pendently on the relation between input and output
sampling rates. Since the second circuit leads to less
hardware complexity by avoiding a division, the second
method, namely resampling with output clock time
base, is much preferred.
5 Verification
Both resampler circuits were simulated in Mat-
lab/Simulink software. The input signal x[m] was gen-
erated with 4 samples per symbol using a random
BPSK sequence and a raised cosine pulse shaping filter
with a roll-off factor equal to 0.25.
The first simulation is set up as follows. A resampler
with input clock time base is simulated using the
Simulink software to resample the input signal from
input rate Fin to output rate Fout = (4/3)Fin. The circuit
is clocked by system clock clk at rate Fc = 4Fin (i.e.,
M = 4). The PLL (see Figure 9) was set up with small
loop gains to reduce the effect of timing jitter, which is
the random fluctuation in the timing [5].
Figure 13 shows the evolution of the step size, which
converges to 1/3 and matches to the theoretical value,
i.e., the input Tˆin/(MTout) of the accumulator. In steady
state, the step size is fluctuated around 1/3 as shown
in Figure 14.
Figure 15 shows the convergence of the input clock
time base Yin to the output clock time base Yout (as the
reference). Note that the output time Tout is normalized
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Figure 13: Evolution of the step size.
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Figure 14: The step size in steady state.
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to 1 second. Figure 16 shows the two ramps which are
synchronized after the step size has been converged.
Figure 17 shows sets of input samples (marked with
a circle) and output interpolants (marked with an as-
terisk) after the circuit has found the correct step size
and the two time bases have synchronized. The corre-
sponding fractional intervals (marked with an asterisk)
are shown in Figure 18. Cubic interpolator is used in
this simulation.
The second simulation is set up to show the Power
Spectral Densities (PSDs) of the resampled signals. The
PSDs of the resampled signals were estimated using
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Figure 19: Resampler with input clock time base - PSDs
for conversion rate ≈ 0.59.
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Figure 20: Resampler with input clock time base - PSDs
for conversion rate ≈ 3.33.
Welch’s 50% overlapping method with blocks of length
213 samples intervals [6, Ch. 8]. Both resampler circuits
were simulated with two different conversion rates,
10/3 ≈ 3.33 and 10/17 ≈ 0.59 of the input rate, where
the input rate was Fin = 4/T with 1/T being the symbol
rate. The interpolator was a third order Farrow filter.
The PSD estimates obtained from the resampler with
input clock time base are plotted in Figure 19 and
Figure 20 (solid curve) and the PSD estimates obtained
from the resampler with output clock time base are
plotted in Figure 21 and Figure 22 (solid curve).
Theoretical curves (dashed curves) are also plotted in
all the graphs of Figures 19, 20, 21, and 22. The equation
for the theoretical curves is given in (8), which is the
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Figure 21: Resampler with output clock time base -
PSDs for conversion rate ≈ 0.59.
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Figure 22: Resampler with output clock time base -
PSDs for conversion rate ≈ 3.33.
frequency response of the raised cosine pulse [7, Ch. 9,
p. 560].
H( f ) =

1, | f | ≤ 1−β2T
1
2
[
1+ cos
(
piT
β
[
| f | − 1−β2T
])]
, 1−β2T ≤ | f | ≤ 1+β2T
0, otherwise.
(8)
In Equation (8), T is the symbol period and β is the
roll-off factor, which is a real number between 0 and 1.
The roll-off factor β determines the excess bandwidth
of the filter. The excess bandwidth is the bandwidth
occupied beyond the Nyquist bandwidth of 1/(2T).
The close agreement between the experimental and
theoretical curves strongly suggests that the circuits
work properly. From the plots, the performances of
both circuits appear to be identical. However, the re-
sampler using output clock time base requires no di-
vision for the computation of µk and therefore is the
preferred one.
6 Conclusion
Two resampler circuits were described and simulated
in the Matlab/Simulink software. Simulations show
that both circuits offer similar performances but one
of them, namely the resampler circuit which uses the
output clock time base has a hardware implementation
advantage over the other one. It does not require any
division to compute the position of the new samples
with respect to the incoming samples. This is a signifi-
cant advantage in FPGA implementation.
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